We report room-temperature Coulomb blockade in a single layer graphene three-terminal singleelectron transistor (SET) fabricated using feedback-controlled electroburning. The small separation between the side gate electrode and the graphene quantum dot results in a gate coupling up to 3 times larger compared to the value found for the back gate electrode. This allows for an effective tuning between the conductive and Coulomb blocked state using a small side gate voltage of about 1V. The technique can potentially be used in the future to fabricate all-graphene based room temperature singleelectron transistors or three terminal single molecule transistors with enhanced gate coupling.
2 operation. 6 Side gate electrodes in close proximity to the quantum dot give reasonably strong gate coupling. 3 Graphene nano-gaps formed by electroburning offer a promising platform for contacting single molecule transistors. 8, 9 Strong gate coupling in single-molecule devices has been achieved by using gate dielectrics with a high dielectric constant, by fabricating devices with ultra-thin gate dielectrics. 10 Until now all studies on electroburned graphene devices used a global SiO2/Si back gate system with oxide thicknesses of several hundreds of nm which results in a comparatively low gate coupling. 6 In this letter we report the observation of Coulomb blockade in a graphene SET where the source, drain and side gate electrodes are fabricated using feedback-controlled electroburning. If the details of the breakdown of graphene could be understood, this fabrication technique will be a further step towards scalable graphene electronics.
We use a combination of electron beam lithography and feedback-controlled electroburning 11, 12 to fabricate three-terminal graphene devices. CVD-grown single layer graphene (SLG) is transferred onto a Si/SiO2 chip that is pre-patterned with gold electrodes. After transferring the SLG, it is patterned into a Y-shaped geometry (see Figure 1 ) by exposing a negative resist using electron beam lithography followed by oxygen plasma etching. 
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The Y-shaped geometry is designed such that the narrowest parts of the three terminals are interconnected at the centre of the device. As a result, the current density during electroburning is highest in these regions, so that the nano-gaps will form at the constrictions. The feedback-controlled electroburning is performed in air at room temperature using an automated probe station. The fact that the devices are patterned on a regular grid allows us to test and burn 480 devices in about 64 hours using the automated probe station. The fabrication process consists of two electroburning steps. In the first electroburning step a gap is formed between the source/drain channel and the gate electrode. The source (S) and drain (D) terminals are shorted and a voltage is applied between the source/drain (SD) terminal, and the gate (G) terminal (see inset in Figure 2a ). As the voltage is increased the current is monitored with a 5 kHz sampling rate. When the feedback condition, which is set at a drop ΔIset of the current within the past 15 mV, is met the voltage is ramped back to zero.
After each burning cycle the resistance between the gate and source and drain terminals is measured and the process is repeated until the low-bias resistance exceeds a threshold resistance Rset. A typical evolution of the current-voltage (I-V) traces is shown in Figure 2a . To prevent the device breaking at the initial voltage ramps, the feedback conditions are adjusted for each burning cycle depending on the threshold voltage Vth at which the previous drop occurred. After a gap is formed between the gate electrode and the source/drain channel, we use a second electroburning step to form a gap between the source and drain electrodes. In this second electroburning step the gate terminal is disconnected and left floating, while a voltage is applied between the source and drain terminals (see inset in Figure 2b ). The feedback-controlled electroburning process is repeated until the resistance between the source and drain electrodes exceeds Rset (see Figure 2b ).
To characterise the size of the gaps formed during the breakdown of graphene I-V traces were recorded before and after electroburning (see Figure and few layer 8 graphene devices. We did not observe a correlation between the size found for the G-SD and S-D gap.
After the second electroburning step (S-D burning) we no longer observe a tunnel current between the gate and the source/drain terminals (see Fig 2c) . This indicates that during the formation of the sourcedrain gap, the gap between the gate and the source-drain channel is widened further. We attribute the widening of the G-SD gap to the removal of carbon islands remaining after the first electroburning step or to further temperature activated oxidation of carbon at the edge of the side gate electrode.
To demonstrate that the third electrode can be used for electrical gating we investigated devices where the S-D gap did not break completely or which contained small carbon islands inside the S-D gap, both indicated by a linear I-V characteristic around zero bias (see Figure 4b below) which cannot be fitted using the Simmons model. In these devices charge inhomogeneity in the SiO2 which result in charge puddles or any kind of edge disorder can give rise to charge localisation inside the constriction. respectively. From relative capacitive coupling strengths we can infer that the graphene island is well located between source and drain electrode (Cs ~ Cd), with a slightly higher coupling to the drain, whereas the distance between the island and the side gate is found to be larger (Cg,side < Cs , Cd). From the capacitances we can also calculate the lever arm αside = Cg,side / (Cg,side + Cs + Cd) = 0.03 that quantifies the shift of the electrochemical potential of the quantum dot as a function of the gate voltage. While the value of the lever arm observed in our device is smaller than 0.1 typically found for 3 nm thin Al2O3 oxide layers, 10 it is approximately 2-3 times larger than the values αback measured for our SiO2 (300nm)/Si back gate electrode and slightly higher than that for lithographically defined graphene side The asymmetry in the island-lead capacitances suggests that the island is not exactly centred between the two leads. This will also influence the tunnel coupling to the leads which depends exponentially on the separation between the island and the electrodes. When the electron temperature T of the leads is sufficiently low, such that B ≪ ℎΓ, where Γ = Γ S + Γ D is the sum of the tunnel rates to source and drain, the Coulomb peak is described by the Breit-Wigner form:
where V0 is the centre of the peak. From the full width at half maximum of the Coulomb peak shown in Fig. 3b we obtain a coupling strength of ℎΓ = 6 meV which is an order of magnitude larger than B ≈ 0.2 meV at 2.2 K. From this we can conclude that, in this device at 2.2 K, the width of the Coulomb peak is dominated by lifetime broadening. The asymmetry of the tunnel coupling strength to source and drain electrode can be investigated by studying the asymmetry of the I-V curves. Inside the conductive region around Vside = 1.2 V we observe a current ratio I(Vsd)/I(-Vsd) ≈ 0.55, which we attribute to the asymmetry of the source and drain tunnel barriers. In the sequential transport regime, the tunnel current I through a single level is given by:
where 2Γ in accounts for the fact that there are two transport channels to tunnel into an empty spindegenerate level, namely spin up and spin down, whereas there is only one transport channel to tunnel out of the level. For Vsd > 0 electrons tunnel from the source into the quantum dot and out to the drain, so that Γ in = Γ S and Γ out = Γ D , while for Vsd < 0 electrons tunnel from the drain into the dot and out to the source, and Γ in = Γ D and Γ out = Γ S . As a result, the current ratio
can be expressed as a function of the ratio = Γ S /Γ D between the coupling strengths to the source and drain electrodes. From the current ratio 0.55 we deduce that ℎΓ S = 0.4 meV and ℎΓ D =5.6 meV, consistent with the aforementioned difference in capacitive coupling strengths to the source and drain electrode. Finally we investigate room-temperature operation of the all-graphene SET. Figure 4a shows a stability diagram recorded at T = 300 K and under ambient pressure. Regions of high and low current can be observed, which are further emphasised by line cuts extracted at two different side gate voltages (see Figure 4b ). From this data a gate coupling factor of α = 0.26 can be extracted, which increased by an order of magnitude at room temperature compared to its value at 2.2 K. We attribute this to small charge rearrangements in the side gate which reduce the effective G-SD gap when warming up the sample.
These charge rearrangements also shift the positon of the Coulomb peak. The enhanced gate coupling allowed us to observe a second charge state at about Vside = -0.6 V. From the width and height of the Coulomb diamond an addition energy of Eadd ≈ 300 meV can be extracted. We will use the value of the addition energy to estimate the size of the dot following Ref 6. A lower limit for the size can be calculated by assuming that the quantum dot level-spacing ΔE is small compared to the charging energy Ec, so that Ec ≈ Eadd. From Ec = e 2 /2C we obtain a total capacitance of the quantum dot of C = 0.27 aF.
This corresponds to the self-capacitance of a circular disk at the interface between air and SiO2 with a diameter d = C / (2ε0(εoxide + εair)) = 3.1 nm, using the vacuum permittivity ε0 and the relative dielectric constants εoxide = 3.9 of SiO2 and εair = 1.0 of air. A second estimation can be made by assuming that the level-spacing ΔE dominates the addition energy. If we assume that the electrons in the quantum dot are confined in a two-dimensional square-well potential, we can estimate the diameter of the monolayer graphene island by d = πℏvF/Ec = 6.9 nm, where vF = 1×10 6 m/s is the Fermi velocity of graphene and ℏ is the reduced Planck constant. 6 Both estimations indicate that the size of the graphene island is of the order of several nanometres.
To conclude, we fabricated all-graphene three terminal single electron transistors with a high side gate coupling using an electroburning technique. Due to their high addition energy and gate coupling strength the SETs can be operated at room temperature with a side gate voltage < 1V. Single molecules can be effectively coupled to graphene electrodes using suitable anchor groups. 8, 9 This idea can be directly applied to our devices by choosing empty gaps with a gap size of 1-2 nm to fabricate three terminal single molecular transistors with enhanced gate coupling.
